DocumentCode
68938
Title
Comparative Study of Silicon-on-Nothing and III–V-on-Nothing Architecture for High Speed and Low Power Analog and RF/Digital Applications
Author
Kumari, Vandana ; Saxena, Manoj ; Gupta, R.S. ; Gupta, Madhu
Author_Institution
Dept. of Electron. Sci., Univ. of Delhi, New Delhi, India
Volume
12
Issue
6
fYear
2013
fDate
Nov. 2013
Firstpage
978
Lastpage
984
Abstract
This paper investigates the impact of channel material engineering on the performance of silicon-on-nothing (SON) architecture for 32-nm technology node. The analog performance of SON architecture in terms of drive current Ids, transconductance (gm), early voltage Vea, trans-conductance generation efficiency gm/Ids, and output resistance Rout with different channel material, i.e., Si, SiGe, Ge, GaAs, and InP has been investigated by using ATLAS 3D device simulation. The impact of temperature variation on the analog performance of the device has also been studied. Due to high mobility channel material (i.e., for III-V-based MOSFET), device shows excellent performance for microwave application because of its high current gain (h21), unilateral power gain, and maximum available power gain Gma. Furthermore, the impact of high mobility channel material on the digital performance of the device has also been investigated by monitoring the CMOS inverter characteristics, i.e., voltage transfer characteristics and noise margin.
Keywords
CMOS integrated circuits; Ge-Si alloys; III-V semiconductors; MOSFET; elemental semiconductors; gallium arsenide; indium compounds; low-power electronics; semiconductor device models; silicon; ATLAS 3D device simulation; CMOS inverter; GaAs; III-V-on-nothing architecture; InP; MOSFET; RF digital application; RF digital circuit; SiGe; channel material engineering; high mobility channel material; low power analog; low power analog application; noise margin; silicon-on-nothing architecture; size 32 nm; temperature variation; transconductance generation efficiency; unilateral power gain; Gallium arsenide; Indium phosphide; Logic gates; MOSFET; Silicon; Silicon germanium; ATLAS; Analog performance; RF performance; inverter; materials; temperature;
fLanguage
English
Journal_Title
Nanotechnology, IEEE Transactions on
Publisher
ieee
ISSN
1536-125X
Type
jour
DOI
10.1109/TNANO.2013.2276423
Filename
6574270
Link To Document