Author :
Fugger, Matthias ; Najvirt, Robert ; Nowak, Thomas ; Schmid, Ulrich
Abstract :
In contrast to analog models, binary circuit models are high-level abstractions that play an important role in assessing the correctness and performance characteristics of digital circuit designs: (i) modern circuit design relies on fast digital timing simulation tools and, hence, on binary-valued circuit models that faithfully model signal propagation, even throughout a complex design, and (ii) binary circuit models provide a level of abstraction that is amenable to formal correctness proofs. A mandatory feature of any such model is the ability to trace glitches and other short pulses precisely as they occur in physical circuits, as their presence may affect a circuit´s correctness and its performance characteristics. Unfortunately, it was recently proved [Függer et al., ASYNC´13] that none of the existing binary-valued circuit models proposed so far, including the two most commonly used pure and inertial delay channels and any other bounded single-history channel, is realistic in the following sense: For the simple Short-Pulse Filtration (SPF) problem, which is related to a circuit´s ability to suppress a single glitch, they showed that every bounded single-history channel either contradicts the unsolvability of SPF in bounded time or the solvability of SPF in unbounded time in physical circuits, i.e., no existing model correctly captures physical solvability with respect to glitch propagation. We propose a binary circuit model, based on so-called involution channels, which do not suffer from this deficiency. In sharp contrast to what is possible with all the existing models, they allow to solve the SPF problem precisely when this is possible in physical circuits. To the best of our knowledge, our involution channel model is hence the very first binary circuit model that realistically models glitch propagation, which makes it a promising candidate for developing more accurate tools for simulation and formal verification of digital circuits.
Keywords :
digital circuits; formal verification; network synthesis; SPF; binary circuit models; binary-valued circuit models; bounded single-history channel; digital circuit designs; digital circuits; digital timing simulation tools; formal verification; glitch propagation; high-level abstractions; inertial delay channels; involution channels; physical solvability; short-pulse filtration; signal propagation; Analytical models; Channel models; Delays; Integrated circuit modeling; Logic gates; Predictive models;