Title :
Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS ICs
Author :
Ker, Ming-Dou ; Peng, Jeng-Jie
Author_Institution :
Inst. of Electron., Nat. Chiao Tung Univ., Hsinchu, Taiwan
fDate :
6/1/2002 12:00:00 AM
Abstract :
During manufacture of wire bonding in packaged IC products, the breaking of bond wires and the peeling of bond pads occur frequently. The result is open-circuit failure in IC products. There were several prior methods reported to overcome these problems by using additional process flows or special materials. In this paper, a layout method is proposed to improve the bond wire reliability in general CMOS processes. By changing the layout patterns of bond pads, the reliability of bond wires on bond pads can be improved. A set of different layout patterns of bond pads has been drawn and fabricated in a 0.6-μm single-poly triple-metal CMOS process for investigation by the bond wire reliability tests, the ball shear test and the wire pull test. By implementing effective layout patterns on bond pads in packaged IC products, not only the bond wire reliability can be improved, but also the bond pad capacitance can be reduced for high frequency application. The proposed layout method for bond pad design is fully process-compatible to general CMOS processes
Keywords :
CMOS integrated circuits; integrated circuit bonding; integrated circuit layout; integrated circuit packaging; integrated circuit reliability; lead bonding; 0.6 micron; CMOS IC package; ball shear test; bond pad; high-frequency capacitance; open-circuit failure; process-compatible layout design; wire bond reliability; wire pull test; Application specific integrated circuits; Bonding; CMOS process; Capacitance; Integrated circuit layout; Integrated circuit packaging; Manufacturing; Process design; Testing; Wire;
Journal_Title :
Components and Packaging Technologies, IEEE Transactions on
DOI :
10.1109/TCAPT.2002.1010022
