This paper suggests a technique applicable to chip-synchronous frequency-hopping MFSK multiaccess communication whereby each user has some high-power-level slots and some low-power-level slots. The optimum proportion of high-power slots is slightly less than

where

is the natural logarithm base. For this optimum proportion, the data rate efficiency is improved by about 50 percent for fixed bit error rate in the interference-only case.