Title :
Cell processor low-power design methodology
Author :
Stasiak, Daniel ; Chaudhry, Rajat ; Cox, Dennis ; Posluszny, Stephen ; Warnock, Jim ; Weitzel, Steve ; Wendel, Dieter ; Wang, Michael
Author_Institution :
Syst. & Technol. Group, IBM Corp., Austin, TX, USA
Abstract :
Power consumption is a major challenge in VLSI design. Power-constrained designs must attack power reduction with many techniques and require tools to accurately predict the power consumption. These tools give designers feedback on the efficiency of the power management logic. We present the basic methodology behind cycle-accurate power estimation. This forms a basis for explaining the techniques used to reduce power in the first-generation Cell processor, along with data that correlates our hardware measurements against power estimates.
Keywords :
VLSI; integrated circuit design; logic design; low-power electronics; microprocessor chips; power consumption; VLSI design; cycle-accurate power estimation; first-generation Cell processor low-power design; power consumption; power management logic; Capacitance; Circuits; Clocks; Design methodology; Latches; Logic design; Programmable control; Programmable logic arrays; Voltage; Wire; Cell processor; VLSI; design methodology; low power consumption;
Journal_Title :
Micro, IEEE
DOI :
10.1109/MM.2005.107
