Title :
Enhancing performance of HW/SW cosimulation and coemulation by reducing communication overhead
Author :
Chung, Moo-Kyoung ; Kyung, Chong-Min
Author_Institution :
VLSI Syst. Lab., Korea Adv. Inst. of Sci. & Technol., Daejeon, South Korea
Abstract :
For system-level simulation of a complex system-on-chip design, multiple hardware simulators and emulators can be combined to work together. The simulation performance in this case is often limited by the communication overhead between simulators and emulators. To reduce the amount of communication in this heterogeneous simulation environment, we propose novel methods to find a time interval during which there are no transactions among simulators based on a dynamic prediction of transaction occurrence time for both software and hardware models. We also propose a simulator scheduling algorithm which allows the simulator to work alone without interaction with others when there is no transaction. By so doing, we reduced the amount of pure communication by a factor of 15 to 67 and, as a result, achieved a speed-up factor of 4 to 40 compared to existing lock-step simulation, as shown by experimental results with various application examples.
Keywords :
hardware-software codesign; system-on-chip; HW-SW coemulation; HW-SW cosimulation; dynamic transaction prediction; heterogeneous simulation environment; simulator scheduling algorithm; system-level simulation; system-level verification; system-on-chip design; Acceleration; Application software; Clocks; Computational modeling; Emulation; Frequency synchronization; Hardware design languages; Libraries; Message passing; Predictive models; Index Terms- Simulation performance; coemulation; cosimulation; heterogeneous simulation environment.; system-level verification;
Journal_Title :
Computers, IEEE Transactions on