DocumentCode :
790583
Title :
Design and parallel computation of regularised fast Hartley transform
Author :
Jones, K.J.
Author_Institution :
TRL Technol. Ltd., Tewkesbury, UK
Volume :
153
Issue :
1
fYear :
2006
Firstpage :
70
Lastpage :
78
Abstract :
The paper describes the design and parallel computation of a regularised fast Hartley transform (FHT), to be used for computation of the discrete Fourier transform (DFT) of real-valued data. For the processing of such data, the FHT has attractions over the fast Fourier transform (FFT) in terms of reduced arithmetic operation counts and reduced memory requirement, whilst its bilateral property means it may be straightforwardly applied to both forward and inverse DFTs. A drawback, however, of conventional FHT algorithms lies in the loss of regularity arising from the need for two sizes of ´butterfly´ for efficient fixed-radix implementations. A generic double butterfly is therefore developed for the radix-4 FHT which overcomes the problem in an elegant fashion. The result is a recursive single-butterfly solution, referred to as the regularised FHT, which lends itself naturally to parallelisation and to mapping onto a regular computational structure for implementation with algorithmically specialised hardware.
Keywords :
digital arithmetic; discrete Fourier transforms; discrete Hartley transforms; signal processing; DFT; FFT; arithmetic operation; discrete Fourier transform; fast Fourier transform; generic double butterfly; parallel computation; real-valued data; regularised fast Hartley transform;
fLanguage :
English
Journal_Title :
Vision, Image and Signal Processing, IEE Proceedings -
Publisher :
iet
ISSN :
1350-245X
Type :
jour
DOI :
10.1049/ip-vis:20045066
Filename :
1576419
Link To Document :
بازگشت