A Low-Power, High-Suppression V-band Frequency Doubler in 0.13 $\mu$ m CMOS

A V-band frequency doubler monolithic microwave integrated circuit with a current re-use buffer amplifier is presented. The circuit is designed and fabricated using 0.13 mum CMOS technology. The buffer amplifier uses a current re-use topology, which adopts series connection of two common source amplifiers for low dc power consumption. The suppression of the fundamental frequency is obtained by shunting the input frequency at the output node of the doubler and the drain nodes of two common-source stages of the buffer amplifier. The fabricated frequency doubler exhibits an output power of -4.45 dBm and a conversion gain of -0.45 dB at input frequency of 27.1 GHz with an input power of -4 dBm. The suppression of the fundamental signal is 49.2 dB. The total dc power dissipation is 9 mW while the buffer amplifier consumes 5 mW. The integrated circuit size including pads is 1.24 mm times 0.75 mm. To our knowledge, this is the highest suppression with low-power dissipation among V-band frequency doublers.