Abstract :
A comparison of insertion loss between a conventional clockwise and a proposed counter-clockwise SiGe pin diode SPDT switch based on an analysis of parasitic effects is presented. In a silicon-based process, the counter-clockwise switch is analytically demonstrated to have lower insertion loss than the clockwise switch owing to the alleviation of parasitic effects. Measurement data show good agreement with the presented analysis.
