DocumentCode
855395
Title
A new topology for parallel resonant DC link with reduced peak voltage
Author
Deshpande, Vijay V. ; Doradla, Seshagiri R.
Author_Institution
Dept. of Electr. Eng., Indian Inst. of Technol., Kanpur, India
Volume
32
Issue
2
fYear
1996
Firstpage
301
Lastpage
307
Abstract
A new topology for a parallel resonant DC link is proposed. It offers reduced peak DC link voltage without generating high di/dt. The effect of various parameters on the link voltage waveform is discussed. A design procedure is outlined to determine the component values for any desired resonant frequency. A comparison with the actively clamped circuit is given. There is an excellent correlation between the experimental and simulation results
Keywords
network topology; resonant power convertors; switching circuits; actively clamped circuit; link voltage waveform; parallel resonant DC link; reduced peak voltage; resonant frequency; soft switching; topology; Circuit simulation; Clamps; Inductors; RLC circuits; Radiofrequency interference; Resonance; Resonant frequency; Stress; Topology; Voltage;
fLanguage
English
Journal_Title
Industry Applications, IEEE Transactions on
Publisher
ieee
ISSN
0093-9994
Type
jour
DOI
10.1109/28.491478
Filename
491478
Link To Document