Title :
Effective iterative techniques for fingerprinting design IP
Author :
Caldwell, Andrew E. ; Choi, Hyun-Jin ; Kahng, Andrew B. ; Mantik, Stefanus ; Potkonjak, Miodrag ; Qu, Gang ; Wong, Jennifer L.
Author_Institution :
Cadence Design Syst. Inc., San Jose, CA, USA
Abstract :
Fingerprinting is an approach that assigns a unique and invisible ID to each sold instance of the intellectual property (IP). One of the key advantages fingerprinting-based intellectual property protection (IPP) has over watermarking-based IPP is the enabling of tracing stolen hardware or software. Fingerprinting schemes have been widely and effectively used to achieve this goal; however, their application domain has been restricted only to static artifacts, such as image and audio, where distinct copies can be obtained easily. In this paper, we propose the first generic fingerprinting technique that can be applied to an arbitrary synthesis (optimization or decision) or compilation problem and, therefore to hardware and software IPs. The key problem with design IP fingerprinting is that there is a need to generate a large number of structurally unique but functionally and timing identical designs. To reduce the cost of generating such distinct copies, we apply iterative optimization in an incremental fashion to solve a fingerprinted instance. Therefore, we leverage on the optimization effort already spent in obtaining previous solutions, yet we generate a uniquely fingerprinted new solution. This generic approach is the basis for developing specific fingerprinting techniques for four important problems in VLSI CAD: partitioning, graph coloring, satisfiability, and standard-cell placement. We demonstrate the effectiveness of the new fingerprinting-based IPP techniques on a number of standard benchmarks.
Keywords :
VLSI; benchmark testing; industrial property; integrated circuit design; iterative methods; optimisation; VLSI CAD; arbitrary synthesis; benchmarking; compilation problem; decision; design IP fingerprinting; fingerprinting-based intellectual property protection; graph coloring; hardware IP; iterative optimization; iterative techniques; partitioning; satisfiability; software IP; standard-cell placement; static artifacts; watermarking-based IPP; Application software; Cost function; Fingerprint recognition; Hardware; Intellectual property; Iterative methods; Protection; Timing; Very large scale integration; Watermarking;
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
DOI :
10.1109/TCAD.2003.822126