Abstract :
The quest for a minimum-parts-count DPM led to the development of this monolithic, low power analog-to-digital converter. It incorporates the analog and digital functions historically implemented separately with specialized process technologies into a chip with full /spl plusmn/3 digit accuracy. The integration of resistors, compensation capacitors, and an oscillator reduces the external component complement to three capacitors and one adjustable reference. TTL compatible outputs include sign, overrange, and under range information in addition to the three digit strobes and the BCD data outputs. The logic operates between +5 V and ground, the linear section between +5 V and -5 V. The paper describes the conversion algorithm and its CMOS implementation, emphasizing the analog design of this innovative device.
Keywords :
Analogue-digital conversion; Field effect integrated circuits; analogue-digital conversion; field effect integrated circuits; Algorithm design and analysis; Analog-digital conversion; CMOS logic circuits; Capacitors; Circuit synthesis; Instruments; Logic devices; Oscillators; Resistors; Solid state circuits;
