DocumentCode
886058
Title
Front End Processing for a 100 MHz Flash-ADC-System
Author
Eckerlin, G. ; Elsen, E. ; Schmitt, H.v.d. ; Wagner, A. ; Walter, P.v.
Author_Institution
Physikalisches Institut Universitÿt Heidelberg Philosophenweg 12 D-6900 Heidelberg
Volume
33
Issue
3
fYear
1986
fDate
6/1/1986 12:00:00 AM
Firstpage
1066
Lastpage
1070
Abstract
An intelligent interface for readout of a high speed (100 MHz), multichannel Flash-ADC System [1] is described. 3072 FADC channels are controlled and read by a system of 34 microprocessors M68000 placed at two different hierarchical levels. In addition to the readout itself, the processors perform a detailed pulse shape analysis neccessary for a compact and manageable data format. The purpose of the system is to exploit the good double track separation and time resolution provided by Flash-ADCs in conjunction with large drift chamber detectors such as JADE at PETRA [2] and OPAL at LEP [3]. Details of the system presently being installed at JADE are reviewed.
Keywords
Analog computers; Assembly; CAMAC; Dynamic range; Floppy disks; Microprocessors; Programmable control; Random access memory; Winches; Wires;
fLanguage
English
Journal_Title
Nuclear Science, IEEE Transactions on
Publisher
ieee
ISSN
0018-9499
Type
jour
DOI
10.1109/TNS.1986.4334534
Filename
4334534
Link To Document