• DocumentCode
    895273
  • Title

    Modified register-exchange Viterbi decoder for low-power wireless communications

  • Author

    El-Dib, Dalia A. ; Elmasry, Mohamed I.

  • Author_Institution
    VLSI Res. Group, Univ. of Waterloo, Ont., Canada
  • Volume
    51
  • Issue
    2
  • fYear
    2004
  • Firstpage
    371
  • Lastpage
    378
  • Abstract
    In this paper, a new implementation of the Viterbi decoder (VD), based on a modified register-exchange (RE) method, is proposed. Conceptually, the RE method is simpler and faster than the trace-back (TB) method. However, the disadvantage of the RE method is that every bit in the memory must be read and rewritten for each bit of information decoded. The proposed implementation adopts the "pointer" concept: a pointer is assigned to each register. Instead of copying the contents of one register to another, the pointer which points to the first register is altered to point to the second register. Power-dissipation, performance, memory size, and the speed of the survivor sequence management are analyzed for both the TB method, and the proposed RE method. The analysis indicates an average power reduction of 23% for the new VD, compared to the power dissipation of the VD described in the literature for the third generation of wireless applications. The bit-error rate is 10-5 with a signal-to-noise ratio of approximately 6.3 dB for a continuous, uncontrolled encoded sequence. Moreover, the memory requirements of the new implementation are reduced by half. All the read and write operations in the survivor sequence management are executed at the data rate frequency which increases the maximum frequency.
  • Keywords
    Java; Viterbi decoding; code division multiple access; hardware description languages; CDMA; Java software model; VHDL; bit-error rate; low-power wireless communications; memory size; modified register-exchange Viterbi decoder; pointer concept; survivor sequence management; trace-back method; Decoding; Energy management; Frequency; Memory management; Performance analysis; Power dissipation; Power generation; Registers; Viterbi algorithm; Wireless communication;
  • fLanguage
    English
  • Journal_Title
    Circuits and Systems I: Regular Papers, IEEE Transactions on
  • Publisher
    ieee
  • ISSN
    1549-8328
  • Type

    jour

  • DOI
    10.1109/TCSI.2003.822396
  • Filename
    1266837