Abstract :
Designing chips by formal methods currently takes a long time and requires considerable specialist knowledge. The author looks at a method of chip design where the equivalence of the initial specification and the fine gate level design is demonstrated with all the rigour of a mathematical proof. This prevents bugs only being found when the chip is in actual use
