Abstract :
The first of a new generation of transputers, codenamed the HI and due to be launched in 1991, promises an order of magnitude improvement for both processing power and communications. Four design goals have been achieved for the HI: an increase in performance; upward compatibility with the first generation TX-series transputers; enhanced support for operating systems in embedded applications; and enhanced support for multiprocessing via improved interprocessor communications
