Use of a capacitive load in m.o.s. dynamic logic

This letter proposes a new form of integrated m.o.s. dynamic logic based on an invertor comprising a single m.o.s.t. and a load capacitor. A compact digital delay line is described consisting of pairs of invertors operating from two clock phases. The technique is briefly compared with other dynamic approaches.