DocumentCode :
910139
Title :
Simplifying Boolean constraint solving for random simulation-vector generation
Author :
Yuan, Jun ; Aziz, Adnan ; Pixley, Carl ; Albin, Ken
Author_Institution :
Jasper Design Autom., Mountain View, CA, USA
Volume :
23
Issue :
3
fYear :
2004
fDate :
3/1/2004 12:00:00 AM
Firstpage :
412
Lastpage :
420
Abstract :
Simulation by random vectors is meaningful only if the vectors meet certain requirements on the environment that drives the design under verification. When that environment is modeled by constraints, we face the problem of solving constraints efficiently. We present an efficient algorithm for simplifying conjunctive Boolean constraints defined over state and input variables, and apply it to constrained random simulation vector generation using binary decision diagrams (BDDs). The method works by extracting "hold-constraints" from the system of constraints. Hold-constraints are deterministic and trivially resolvable. They can be used to simplify the original constraints as well as refine the conjunctive partition. Experiments demonstrate significant reductions in the time and space required for constructing the conjunction BDDs, and the time spent in vector generation during simulation.
Keywords :
Boolean functions; binary decision diagrams; circuit simulation; vector quantisation; Boolean constraint solving; binary decision diagrams; conjunctive Boolean constraints; hold-constraints; random simulation-vector generation; Associate members; Automatic control; Boolean functions; Cost accounting; Data structures; Hardware; Input variables; Law; Legal factors; Registers;
fLanguage :
English
Journal_Title :
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher :
ieee
ISSN :
0278-0070
Type :
jour
DOI :
10.1109/TCAD.2004.823348
Filename :
1269863
Link To Document :
بازگشت