Title :
Partitioning of Boolean functions by variable complementation
Author_Institution :
University of Bath, School of Electrical Engineering, Bath, UK
Abstract :
A method is presented which enables any Boolean function(s), defined on n variables, to be partitioned. Each partition so extracted is independent of a selected number of the defining variables, and hence each member of such a partition may be defined on the remaining variables. The method is applicable to logic-network synthesis, and its exhaustive application enables a fast implementation of the Quine-McCluskey1¿3 minimisation algorithm.
Keywords :
Boolean functions; logic design; minimisation of switching nets; Boolean function; logic design; logic network synthesis; minimisation algorithm; switching net minimisation;
Journal_Title :
Electronics Letters
DOI :
10.1049/el:19720100