Abstract :
A digital high-speed binary rate-multiplier is described. This new circuit avoids the need for the usual differentiating networks, delayed clock pulses, or "strobe" inputs. Each flip-flop stage in the circuit is identical, allowing simple expansion to any number of bits.
