Computer-aided placement for high-density chip-interconnection systems

A placement algorithm is presented for high-density chip-interconnection systems. The algorithm is novel in that the irregular nature of the pad positions and geometries of integrated-circuit chips are accommodated and used. The placement technique is based on the solution of a set of zeroth-order simultaneous equations, and is demonstrated by a simple example.