Abstract :
A realization scheme for a bilinear RL impedance with a single transistor is presented. The parameter relation for the realizability is deduced first and a formal analysis of the circuit is subsequently made with due attention to sensitivity considerations. Practical and theoretical results are compared in graphs.
