DocumentCode :
932066
Title :
Efficient hardware architectures for eigenvector and signal subspace estimation
Author :
Xu, Fan ; Willson, Alan N., Jr.
Author_Institution :
Dept. of Electr. Eng., Univ. of California, Los Angeles, CA, USA
Volume :
51
Issue :
3
fYear :
2004
fDate :
3/1/2004 12:00:00 AM
Firstpage :
517
Lastpage :
525
Abstract :
We consider hardware solutions to the adaptive-signal subspace-estimation problem. In deriving a hardware-realizable subspace tracking algorithm, we have applied delayed updating to the PASTd algorithm to achieve high speed. Pipelined and systolic architectures and the estimation of the dominant eigenvector or the signal subspace are also studied. Methods for approximating a reciprocal computation are employed and simulation results are presented to validate our algorithm and hardware architectures.
Keywords :
adaptive estimation; adaptive filters; eigenvalues and eigenfunctions; pipeline processing; signal processing; systolic arrays; vector quantisation; PASTd algorithm; adaptive-signal subspace-estimation problem; delayed updating; eigenvector; hardware-realizable subspace tracking algorithm; pipelined architecture; reciprocal computation; signal subspace estimation; systolic architecture; Computational complexity; Computational modeling; Computer architecture; Delay; Filters; Hardware; Least squares approximation; Pipeline processing; Resonance light scattering; Target tracking;
fLanguage :
English
Journal_Title :
Circuits and Systems I: Regular Papers, IEEE Transactions on
Publisher :
ieee
ISSN :
1549-8328
Type :
jour
DOI :
10.1109/TCSI.2003.822406
Filename :
1275599
Link To Document :
بازگشت