Title :
A Vario-power ME architecture using content-based subsample algorithm
Author :
Cheng, Hsien-Wen ; Dung, Lan-Rong
Author_Institution :
Dept. of Electr. & Control Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan
fDate :
2/1/2004 12:00:00 AM
Abstract :
The motion estimator is a key element in many video compression systems and it tends to dominate the power consumption in them. With increasing demand of portable, power-aware multimedia devices, an architecture that can be flexible in both power consumption and compression quality is essential. To meet this requirement, this paper presents a novel power-aware architecture, called the Vario-power architecture, for the motion estimation. Based on a semi-systolic array with the content-based subsample algorithm, the architecture real-time disables some processing elements to reduce power consumption. By performing the edge extraction first, a threshold is then set as the criterion of whether to enable or disable processing elements and thus the switch activities of the system can be reduced. As the simulation shows, the architecture may operate at different power consumption modes according to the remaining capacity of the battery pack giving little quality degradation and the power overhead under 0.36%.
Keywords :
VLSI; data compression; edge detection; image sampling; motion estimation; power consumption; video coding; VLSI architecture; Vario-power ME architecture; battery pack; edge extraction; motion estimator; power consumption reduction; power-aware architecture; power-aware multimedia devices; semisystolic array; subsample algorithm; very large scale integration; video compression systems; Batteries; Computer architecture; Degradation; Educational institutions; Energy consumption; Monitoring; Motion estimation; Switches; Very large scale integration; Video compression;
Journal_Title :
Consumer Electronics, IEEE Transactions on
DOI :
10.1109/TCE.2004.1277884