Title :
A multiprocessor architecture for Viterbi decoders with linear speedup
Author :
Feygin, Gennady ; Gulak, Patrick G. ; Chow, Paul
Author_Institution :
Dept. of Electr. Eng., Toronto Univ., Ont., Canada
fDate :
9/1/1993 12:00:00 AM
Abstract :
A family of multiprocessor architectures implementing the Viterbi algorithm is presented. The family of architectures is shown to be capable of achieving an increase in throughput that is directly proportional to the number of processors when the number of processors is smaller than the constraint length v of the code. The hardware utilization and the depth of the pipelining available inside each processor are also shown. An architecture with v-1 processors is found to be particularly advantageous, since it results in the maximum speedup and simplest interconnection structure
Keywords :
decoding; pipeline processing; telecommunications computing; Viterbi algorithm; Viterbi decoders; cascade architecture; hardware utilization; linear speedup; multiprocessor architecture; pipelining; Clocks; Computer architecture; Decoding; Digital communication; Digital signal processing; Hardware; Parallel processing; Pipeline processing; Throughput; Viterbi algorithm;
Journal_Title :
Signal Processing, IEEE Transactions on