A magnetic approach to upset prevention of logic latches

This paper explores the feasibility of introducing saturable magnetic elements into the circuit topology of a basic logic latch to simultaneously decrease sensitivity to electrical transient upset and allow retention of logic state information with loss of power. Operational circuit equations are discussed in detail as are laboratory results of upset testing of an illustrated design example using standard TTL NAND gates.