DocumentCode
966773
Title
A unified formalization of four shared-memory models
Author
Adve, Sarita V. ; Hill, Mark D.
Author_Institution
Dept. of Comput. Sci., Wisconsin Univ., Madison, WI, USA
Volume
4
Issue
6
fYear
1993
fDate
6/1/1993 12:00:00 AM
Firstpage
613
Lastpage
624
Abstract
The authors present a data-race-free-1, shared-memory model that unifies four earlier models: weak ordering, release consistency (with sequentially consistent special operations), the VAX memory model, and data-race-free-0. Data-race-free-1 unifies the models of weak ordering, release consistency, the VAX, and data-race-free-0 by formalizing the intuition that if programs synchronize explicitly and correctly, then sequential consistency can be guaranteed with high performance in a manner that retains the advantages of each of the four models. Data-race-free-1 expresses the programmer´s interface more explicitly and formally than weak ordering and the VAX, and allows an implementation not allowed by weak ordering, release consistency, or data-race-free-0. The implementation proposal for data-race-free-1 differs from earlier implementations by permitting the execution of all synchronization operations of a processor even while previous data operations of the processor are in progress. To ensure sequential consistency, two sychronizing processors exchange information to delay later operations of the second processor that conflict with an incomplete data operation of the first processor
Keywords
hazards and race conditions; shared memory systems; data-race-free-0; data-race-free-1; formalization; multiprocessors; release consistency; sequential consistency; shared-memory models; weak ordering; Delay; Formal specifications; Hardware; Logic; Multiprocessing systems; Optimization; Out of order; Programming profession; Proposals;
fLanguage
English
Journal_Title
Parallel and Distributed Systems, IEEE Transactions on
Publisher
ieee
ISSN
1045-9219
Type
jour
DOI
10.1109/71.242161
Filename
242161
Link To Document