DocumentCode
969994
Title
A New IIP2 Enhancement Technique for CMOS Down-Converter Mixers
Author
Vahidfar, Mohammad B. ; Shoaei, Omid
Author_Institution
Univ. degli studi di Pavia, Pavia
Volume
54
Issue
12
fYear
2007
Firstpage
1062
Lastpage
1066
Abstract
The design of a CMOS mixer for cellular phone and 3G applications is challenging because of tough linearity and noise requirements. A new technique for second-order input intercept point (IIP2) enhancement of CMOS down-converter mixers is introduced in this brief. The technique is based on canceling second-order intermodulation components generated in input pseudodifferential transconductor, by injecting a nonlinear current to the mixer. Since this current is controlled by a high bandwidth feedback loop, the cancellation technique can be used in multistandard mixers for high channel bandwidth applications like UMTS and IEEE802.11 as well as GSM. A CMOS mixer demonstrating the performance for UMTS standard is designed in a 65-nm technology which can work with supplies as low as 1 V. The simulation results show that the differential and common mode IIP2 of the mixer are improved about 22 and 29 dB, respectively, while cancellation circuit consumes less than 3.3 mA. The other mixer parameters such as noise figure are not affected by the proposed technique.
Keywords
CMOS integrated circuits; feedback; intermodulation; mixers (circuits); mobile radio; 3G applications; CMOS down-converter mixers; IIP2 enhancement technique; cellular phone; feedback loop; input intercept point; input pseudodifferential transconductor; intermodulation components; 3G mobile communication; Bandwidth; CMOS technology; Cellular phones; Circuit simulation; Feedback loop; GSM; Linearity; Noise cancellation; Transconductors; CMOS; mixer; second-order intermodulation (IM2);
fLanguage
English
Journal_Title
Circuits and Systems II: Express Briefs, IEEE Transactions on
Publisher
ieee
ISSN
1549-7747
Type
jour
DOI
10.1109/TCSII.2007.908896
Filename
4380271
Link To Document