DocumentCode
979226
Title
Accelerated two-level carry-skip adders-a type of very fast adders
Author
Kantabutra, Vitit
Author_Institution
Dept. of Comput. Sci., State Univ. of New York, Brockport, NY, USA
Volume
42
Issue
11
fYear
1993
fDate
11/1/1993 12:00:00 AM
Firstpage
1389
Lastpage
1393
Abstract
This paper describes a new type of carry-skip adder, which can be faster than the conventional two-level carry-skip adders. A way to design optimum adders of this new type is described. In optimum adders of this type, the sizes of the sections of bit positions are bimodal, but the sizes of the blocks in each section are unimodal, unlike the bimodal block sizes in Guyot et al.´s traditional two-level carry-skip adders. A 60-b 2-μm CMOS adder of this type is designed. This adder´s simulated delay is approximately 12.6 ns
Keywords
CMOS integrated circuits; VLSI; adders; delays; 12.6 sec; 2 micron; CMOS VLSI; accelerated two-level carry-skip adders; bimodal; bit positions; unimodal; Acceleration; Added delay; Adders; Circuit simulation; Computational modeling; Computer science; Computer simulation; Design methodology;
fLanguage
English
Journal_Title
Computers, IEEE Transactions on
Publisher
ieee
ISSN
0018-9340
Type
jour
DOI
10.1109/12.247841
Filename
247841
Link To Document