Novel architecture for a time division switch

A layout for a single-chip implementation of a time switch for a digital switching system is described. Using only a few simple cell types, a complete switch can be designed by connecting the cells in regular arrays. Interconnect wiring is incorporated into the cells, so the effort required to design a time switch of any size is minimised.