Switched-capacitor gain stage with reduced sensitivity to finite amplifier gain and offset voltage

A new switched-capacitor gain stage is presented that exhibits reduced sensitivity to operational amplifier gain and offset voltage. In addition, the design employs fewer switches and capacitors than previous techniques, and is less sensitive to parasitic capacitance effects. It should find wide application in A/D, D/A and other analogue arithmetic building blocks.