DocumentCode
1092986
Title
Multicore Curve-Based Cryptoprocessor with Reconfigurable Modular Arithmetic Logic Units over GF(2^n)
Author
Sakiyama, Kazuo ; Batina, Lejla ; Preneel, Bart ; Verbauwhede, Ingrid
Author_Institution
Katholieke Univ. Leuven, Leuven
Volume
56
Issue
9
fYear
2007
Firstpage
1269
Lastpage
1282
Abstract
This paper presents a reconfigurable curve-based cryptoprocessor that accelerates scalar multiplication of Elliptic Curve Cryptography (ECC) and HyperElliptic Curve Cryptography (HECC) of genus 2 over GF(2n). By allocating a copies of processing cores that embed reconfigurable Modular Arithmetic Logic Units (MALUs) over GF(2n), the scalar multiplication of ECC/HECC can be accelerated by exploiting Instruction-Level Parallelism (ILP). The supported field size can be arbitrary up to a(n + 1) - 1. The superscaling feature is facilitated by defining a single instruction that can be used for all field operations and point/divisor operations. In addition, the cryptoprocessor is fully programmable and it can handle various curve parameters and arbitrary irreducible polynomials. The cost, performance, and security trade-offs are thoroughly discussed for different hardware configurations and software programs. The synthesis results with a 0.13-mum CMOS technology show that the proposed reconfigurable cryptoprocessor runs at 292 MHz, whereas the field sizes can be supported up to 587 bits. The compact and fastest configuration of our design is also synthesized with a fixed field size and irreducible polynomial. The results show that the scalar multiplication of ECC over GF(2163) and HECC over GF(283) can be performed in 29 and 63 mus, respectively.
Keywords
cryptography; microprocessor chips; multiprocessing systems; hyperelliptic curve cryptography; instruction-level parallelism; multicore curve-based cryptoprocessor; reconfigurable modular arithmetic logic units; scalar multiplication; superscaling feature; Acceleration; Arithmetic; CMOS technology; Costs; Elliptic curve cryptography; Hardware; Multicore processing; Polynomials; Reconfigurable logic; Security; Multiprocessor systems; arithmetic and logic units; processor architectures; public key cryptosystems.; reconfigurable hardware;
fLanguage
English
Journal_Title
Computers, IEEE Transactions on
Publisher
ieee
ISSN
0018-9340
Type
jour
DOI
10.1109/TC.2007.1071
Filename
4288093
Link To Document