Modeling and analysis of parametric yield under power and performance constraints

Leakage current is a stringent constraint in today´s ASIC designs. Effective parametric yield prediction must consider leakage current´s dependence on chip frequency. The authors propose an analytical expression that includes both subthreshold and gate leakage currents. This model underlies an integrated approach to accurately estimating yield loss for a design with both frequency and power limits.