DocumentCode
1168036
Title
Computer Optimization of the Transient Response of an ECL Gate
Author
Russo, P. ; Rohrer, Ron
Volume
18
Issue
1
fYear
1971
fDate
1/1/1971 12:00:00 AM
Firstpage
197
Lastpage
199
Abstract
A computer program has been developed for the simultaneous optimization of turnon and turnoff in emitter-coupled logic (ECL) logic gates. For given transistor models, the biasing resistors and dc voltage source values are automatically adjusted such that the actual response is as close as possible to the desired response.
Keywords
Computer-aided circuit design; Emitter-coupled logic gates; Nonlinear networks; Optimization techniques; Computer networks; Differential equations; Electrons; Logic gates; Nonlinear equations; Performance analysis; Sufficient conditions; Switches; Transient response; Voltage;
fLanguage
English
Journal_Title
Circuit Theory, IEEE Transactions on
Publisher
ieee
ISSN
0018-9324
Type
jour
DOI
10.1109/TCT.1971.1083230
Filename
1083230
Link To Document