DocumentCode
11929
Title
Generation of Effective 1-Detect TDF Patterns for Detecting Small-Delay Defects
Author
Fang Bao ; Ke Peng ; Tehranipoor, Mohammad ; Chakrabarty, Krishnendu
Author_Institution
ECE Dept., Univ. of Connecticut, Storrs, CT, USA
Volume
32
Issue
10
fYear
2013
fDate
Oct. 2013
Firstpage
1583
Lastpage
1594
Abstract
Testing for small-delay defects (SDDs) has become necessary for high-quality products (e.g., automotive applications) as technology scales further and functional frequency increases. Traditional timing-unaware transition-delay fault (TDF) ATPG is not adequate for detecting SDDs. Commercial timing-aware ATPGs suffer from large CPU runtime and huge pattern count. However, a small pattern set with high SDD coverage is desired by industry. In this paper, a comprehensive procedure named parametric pattern generation (PPG) is proposed in order to meet these requirements. In the evaluation phase of PPG, a new metric is proposed to represent pattern characteristics when detecting SDDs and gross TDFs. In the selection phase of PPG, pattern quality is considered by excluding detection redundancy. PPG is mathematically modeled and solved using the gradient descent concept. By learning from the previous pattern selection efficiency, a new selection is performed in a more effective way until the pattern set is finally generated. While utilizing PPG, the final pattern set can be framed in 1-detect volume with high SDD detection efficiency while meeting the target TDF coverage. Experimental results on both IWLS and ISCAS´89 benchmarks demonstrate the efficiency of the proposed method.
Keywords
automatic test pattern generation; mathematical analysis; timing circuits; 1-detect TDF patterns; CPU runtime; ISCAS´89 benchmark; IWLS benchmark; PPG; SDD; automotive applications; gradient descent concept; mathematical model; parametric pattern generation; pattern count; pattern quality; small-delay defect detection; timing-aware ATPG; timing-unaware transition-delay fault; Automatic test pattern generation; Benchmark testing; Circuit faults; Delays; Industries; Noise measurement; ATPG; pattern count; small-delay defects; transition-delay fault;
fLanguage
English
Journal_Title
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Publisher
ieee
ISSN
0278-0070
Type
jour
DOI
10.1109/TCAD.2013.2266374
Filename
6601027
Link To Document