Title :
RNS cellular arrays
Author :
Ramnarayan, Raja ; Taylor, Fred J.
fDate :
5/1/1986 12:00:00 AM
Abstract :
The residue number system (RNS) is receiving increased attention due to its ability to support high-speed arithmetic. To convert this body of knowledge into practice, custom VLSI devices will be needed. In this work, procedures by which a set of identical RNS-VLSI chips of small wordlength can be integrated into a wide wordlength system are presented. The mathematical structure of such an interconnected system of RNS adders and multipliers is reported. With these new results, custom VLSI devices may for the first time, impact RNS design.
Keywords :
Cellular logic arrays; Residue arithmetic; VLSI; VLSI circuits; Very large-scale integration (VLSI); Arithmetic; Computer architecture; Data processing; Helium; Interconnected systems; Mathematics; Semiconductor memory; Table lookup; Throughput; Very large scale integration;
Journal_Title :
Circuits and Systems, IEEE Transactions on
DOI :
10.1109/TCS.1986.1085954
