DocumentCode :
1231744
Title :
Defect-Tolerant CMOL Cell Assignment via Satisfiability
Author :
Hung, W.N.N. ; Changjian Gao ; Xiaoyu Song ; Hammerstrom, D.
Author_Institution :
Synopsys, Inc., Mountain View, CA
Volume :
8
Issue :
6
fYear :
2008
fDate :
6/1/2008 12:00:00 AM
Firstpage :
823
Lastpage :
830
Abstract :
We present a novel CAD approach to cell assignment of CMOL, a hybrid CMOS/molecular circuit architecture. Our method transforms any logically synthesized circuit based on AND/OR/NOT gates to a NOR gate circuit and maps the NOR gates to CMOL. We encode the CMOL cell assignment problem as Boolean conditions. The Boolean constraints are satisfiable if and only if there exists a solution to map all the NOR gates to the CMOL cells. We further investigate various types of static defects for the CMOL architecture and propose a reconfiguration technique that can deal with these defects. We introduce a new CMOL static defect model and provide an automated solution for CMOL cell assignment. Experiments show that our approach can result in smaller area (CMOL cell usage) and better timing delay than prior approach.
Keywords :
Boolean functions; CAD; CMOS integrated circuits; computability; electronic engineering computing; logic gates; Boolean constraints; CAD; NOR gate circuit; defect-tolerant CMOL cell assignment; hybrid CMOS/molecular circuit architecture; logically synthesized circuit; satisfiability; Circuit synthesis; Cost function; Delay; Fabrication; Field programmable gate arrays; Manufacturing; Nanoelectronics; Nanolithography; Timing; Field programmable gate array (FPGA); nanodevice; reconfigurable computing;
fLanguage :
English
Journal_Title :
Sensors Journal, IEEE
Publisher :
ieee
ISSN :
1530-437X
Type :
jour
DOI :
10.1109/JSEN.2008.923261
Filename :
4529190
Link To Document :
بازگشت