DocumentCode
1235429
Title
Impact of Waveform Distorting Fault Current Limiters on Previously Installed Overcurrent Relays
Author
Pan, Yan ; Steurer, Michael ; Baldwin, Thomas L. ; McLaren, Peter G.
Author_Institution
Center for Adv. Power Syst., Florida State Univ., Tallahassee, FL
Volume
23
Issue
3
fYear
2008
fDate
7/1/2008 12:00:00 AM
Firstpage
1310
Lastpage
1318
Abstract
This paper investigates in detail the impacts of distorted current waveforms, produced by certain types of fault current limiters on time-overcurrent protection relays. A thyristor-based solid-state fault current limiter is chosen as representative of such a device for a case study which investigates its effects on two coordinated protection relays. A detailed software model of the current limiter has been developed and implemented on the real-time digital simulator platform, modeling a typical distribution system. Relay models are used to obtain initial results, which are later validated by an actual protective relay connected in a hardware-in-the-loop simulation setup. The results illustrate the increase of relay tripping times due to severe current limitation caused by the fixed firing angle control of the current limiter. It is revealed that different current measurement principles employed by the relays, such as fundamental, peak, or true rms, can lead to miscoordination due to the distorted fault current waveform. It is demonstrated that these undesirable effects can be mitigated by employing appropriate control strategies for the firing angle in the current limiter.
Keywords
fault current limiters; overcurrent protection; power distribution; power engineering computing; relay protection; current measurement principles; distribution system; firing angle; hardware-in-the-loop simulation setup; overcurrent relays; real-time digital simulator platform; relay tripping times; software model; thyristor-based solid-state fault current limiters; time-overcurrent protection relays; waveform distorting fault current limiters; Distribution system; fault current limiter; grading margin; protection relay; real-time simulation;
fLanguage
English
Journal_Title
Power Delivery, IEEE Transactions on
Publisher
ieee
ISSN
0885-8977
Type
jour
DOI
10.1109/TPWRD.2008.919170
Filename
4531562
Link To Document