DocumentCode :
125699
Title :
Model Checking Parallel Programs with Inputs
Author :
Barnat, Jiri ; Bauch, Petr ; Havel, Vojtech
fYear :
2014
fDate :
12-14 Feb. 2014
Firstpage :
756
Lastpage :
759
Abstract :
Verification of parallel programs with input variables represents a significant and well-motivated challenge. This paper addresses the challenge with a verification method that combines explicit and symbolic approaches to the state space representation. The state matching between non-canonical representations proved to be the bottleneck of such a combination, since its computation entailed deciding satisfiability of quantified bit-vector formulae. This limitation is here addressed by an alternative state matching, based on quantifier-free satisfiability, and a heuristics optimising the state space searching. The experimental evaluation shows that the alternative state matching causes only a minor increase in the number of states and that, in combination with the heuristics, it considerably extends the scope of applicability of the proposed LTL model checking.
Keywords :
computability; parallel programming; program verification; temporal logic; LTL model checking; explicit approach; input variables; linear temporal logic; noncanonical representations; parallel program model checking; parallel program verification; quantified bit-vector formulae; quantifier-free satisfiability; state matching; state space representation; state space searching; symbolic approach; Concrete; Educational institutions; Input variables; Model checking; Protocols; Scalability; Standards; bit-vector theory; concurrency verification; ltl model checking; satisfiability modulo theories;
fLanguage :
English
Publisher :
ieee
Conference_Titel :
Parallel, Distributed and Network-Based Processing (PDP), 2014 22nd Euromicro International Conference on
Conference_Location :
Torino
ISSN :
1066-6192
Type :
conf
DOI :
10.1109/PDP.2014.44
Filename :
6787356
Link To Document :
بازگشت