Abstract :
Strategies are presented for the optimum design of FIR switched-capacitor decimators using low-gain amplifiers. It is illustrated that one such new design improves the amplitude response of an existing circuit when the DC gain of the amplifiers is as low as 100
