Si nanowire memory

A novel Si nanowire memory cell is demonstrated by Physics Based TCAD simulation. The device utilizes the metal gate work function and the applied gate voltage to create potential barriers that trigger a positive feedback effect. Remarkably low voltage memory operation ~1V is achieved with extremely long retention times (19.5s). The device is based on current high-κ metal gate technology and can be fabricated using standard CMOS process integration.