Signal Integrity verification of Coplanar Structures for shielded on-chip interconnect lines

This paper analyses and compares two coplanar structures to be employed as shielded structures for on-chip critical interconnect lines such as clock. It is believed that at lower bit rates, on-chip area overhead caused by the ground-signal-ground structure can be mitigated by a coplanar power-signal-ground structure, if the performance of the two is not much different. However at higher bit rates, in addition to area saving, the later structure is shown to be better performance wise.