DocumentCode
166769
Title
Non-binary Successive Approximation Analog-to-Digital Converters: A Survey
Author
Waho, T.
Author_Institution
Dept. of Inf. & Commun. Sci., Sophia Univ., Tokyo, Japan
fYear
2014
fDate
19-21 May 2014
Firstpage
73
Lastpage
78
Abstract
Low-power successive-approximation (SA) analog-to-digital converters (ADCs) are attracting increasing attention these days in biomedical and sensor network applications. The binary search algorithm is one of the basic idea behind how they obtain a binary code representing an analog input. In practice, the imperfectness of analog circuit elements sometimes results in decision errors and decreases the resolution of A/D conversion. Thus, making accurate decisions using imperfect elements is a big challenge. This paper surveys one solution known as non-binary SA with redundancy as well as related topics and its application to state-of-the-art SA ADCs.
Keywords
analogue-digital conversion; A/D conversion; SA-ADCs; analog circuit element resolution; analog input; binary code; binary search algorithm; biomedical applications; nonbinary successive approximation analog-to-digital converters; redundancy; sensor network applications; Approximation methods; Arrays; CMOS integrated circuits; Capacitors; Redundancy; Solid state circuits; ADC; non-binary; redundancy; successive-approximation;
fLanguage
English
Publisher
ieee
Conference_Titel
Multiple-Valued Logic (ISMVL), 2014 IEEE 44th International Symposium on
Conference_Location
Bremen
ISSN
0195-623X
Type
conf
DOI
10.1109/ISMVL.2014.21
Filename
6844999
Link To Document