Title :
Synthesis challenges for next-generation high-performance and high-density PLDs
Author :
Gong, Jianya ; Xu, Songjie
Author_Institution :
Dept. of Comput. Sci., California Univ., Los Angeles, CA, USA
Abstract :
Rapid evolution of programmable logic device (PLD) architectures and the increasingly demanding requirements to meet with high-density and high-performance PLD designs call for a new generation of PLD synthesis tools to support many important capabilities not available in the existing synthesis tools. In this paper, we analyze the synthesis challenges and opportunities in supporting next-generation high-performance and high-density PLDs. We classify these challenges into two categories: (i) those implied from the advance of PLD architectures, including synthesis for hierarchical architectures and synthesis for heterogeneous architectures, and (ii) those driven by the requirements for high-density and high-performance PLD designs, including layout-driven synthesis, incremental synthesis, and IF-based synthesis. We shall discuss existing and/or potential solutions to these problems and outline research opportunities and directions for the development of next-generation PLD synthesis systems.
Keywords :
circuit layout CAD; industrial property; logic CAD; programmable logic devices; directions; heterogeneous architectures; hierarchical architectures; high-density; high-performance PLD design; incremental synthesis; intellectual property; layout-driven synthesis; programmable logic device architectures; research opportunities; Electronics industry; Integrated circuit synthesis; Large scale integration; Lead compounds; Logic devices; Macrocell networks; Programmable logic arrays; Programmable logic devices; Read-write memory; Table lookup;
Conference_Titel :
Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific
Conference_Location :
Yokohama, Japan
Print_ISBN :
0-7803-5973-9
DOI :
10.1109/ASPDAC.2000.835088
