Abstract :
Deep sub-micron technologies dictated circuit design techniques that emphasized power management through clock gating, dynamic voltage scaling, sleep mode(s), and device sizing; to mention but a few of those techniques. It also enabled a high level of integration which dictated managing several clock domains on a single chip. Meanwhile, noise, signal integrity, and low device breakdown voltages continue to make circuit design more challenging.
