DocumentCode
1983305
Title
CMP on SoC: architect´s view
Author
Sakai, Shuichi
Author_Institution
Univ. of Tokyo, Japan
fYear
2002
fDate
2-4 Oct. 2002
Firstpage
101
Lastpage
102
Abstract
This paper briefly sketches the current issues of chip multiprocessor (CMP) design for system LSI chip from the viewpoint of computer architects.
Keywords
large scale integration; multiprocessing systems; system-on-chip; chip multiprocessor design; computer architects; system LSI chip; Central Processing Unit; Energy consumption; Hardware; Large scale integration; Moore´s Law; Parallel architectures; Parallel processing; Power system reliability; System-on-a-chip; Throughput;
fLanguage
English
Publisher
ieee
Conference_Titel
System Synthesis, 2002. 15th International Symposium on
Conference_Location
Kyoto, Japan
Print_ISBN
1-58113-576-9
Type
conf
Filename
1227159
Link To Document