Use of selective precharge for low-power on the match lines of content-addressable memories

In a CMOS content-addressable memory (CAM), a large amount of energy is generally expended charging and discharging most of the match lines on most cycles. In this paper we explore the use of selective precharge to significantly reduce this problem. The comparator/memory array is partitioned such that a small subset does a portion of each comparison calculation first, and each comparator in the main part of the array is only activated if still needed afterwards. It is shown that such an approach does not necessarily increase the cycle time, but it does affect the timing within a cycle. Estimates are given for the optimal partitioning and the resulting energy savings