Title :
Distributed LC resonant clock tree synthesis
Author :
Guthaus, Matthew R.
Author_Institution :
Jack Baskin Sch. of Eng., Univ. of California Santa Cruz, Santa Cruz, CA, USA
Abstract :
Clock networks in high-performance designs are extremely power hungry. One potential method for reducing the power consumption is to use distributed LC tanks in which energy is conserved by shifting it between electrical and magnetic forms at the resonant frequency. However, no physical algorithms to physically synthesize resonant trees have been proposed. In order to utilize such techniques in ASICs, this work presents the first algorithm to synthesize resonant regional clock trees. Our results suggest that, on average, we can reduce clock power consumption by 41.7% at 2Ghz with no degredation to skew compared to a minimum buffer insertion algorithm.
Keywords :
LC circuits; application specific integrated circuits; clocks; energy conservation; integrated circuit design; power aware computing; ASIC; clock networks; clock power consumption reduction; distributed LC resonant clock tree synthesis; distributed LC tanks; energy conservation; high-performance designs; resonant regional clock tree synthesis; Algorithm design and analysis; Capacitance; Clocks; Driver circuits; Inductors; Resistance; Resonant frequency;
Conference_Titel :
Circuits and Systems (ISCAS), 2011 IEEE International Symposium on
Conference_Location :
Rio de Janeiro
Print_ISBN :
978-1-4244-9473-6
Electronic_ISBN :
0271-4302
DOI :
10.1109/ISCAS.2011.5937788