Title :
A probabilistic and timed verification approach of SysML state machine diagram
Author :
Baouya, Abdelhakim ; Bennouar, Djamal ; Mohamed, Otmane Ait ; Ouchani, Samir
Author_Institution :
Saad Dahleb University CS Department Blida, Algeria
Abstract :
Timed-constrained and probabilistic verification approaches gain a great importance in system behavior validation. They enable the evaluation of system behavior according to the design requirements and ensure their correctness before any implementation. In this paper, we propose a probabilistic and timed verification framework of State Machine diagrams extended with time and probability features. The approach consists on mapping the extended State Machine diagram to its equivalent probabilistic timed automata that is expressed in PRISM language. To check the functional correctness of the system under test, the properties are expressed in PCTL temporal logic. We demonstrate the approach efficiency by analyzing performability properties on a Automatic Teller Machine (ATM) case study.
Keywords :
Automata; Clocks; Junctions; Model checking; Probabilistic logic; Real-time systems; Unified modeling language; MARTE; Model Checking; PCTL; Probabilistic Timed Automata; State Machine Diagram;
Conference_Titel :
Programming and Systems (ISPS), 2015 12th International Symposium on
Conference_Location :
Algiers, Algeria
DOI :
10.1109/ISPS.2015.7245001