Title :
Gate-delay fault test with conventional scan-design
Author :
Kunzmann, Arno ; Böhland, Frank
Author_Institution :
Forschungszentrum Informatik, Karlsruhe, Germany
fDate :
28 Feb-3 Mar 1994
Abstract :
In this paper a new algorithm for automatic test pattern generation for finding gate-delay faults will be presented. In contrast to the state-of-the-art approaches the necessary test pattern sequences are generated using the logic function of the circuit to be tested. This enables the usage of both conventional scan flipflops and boundary scan cells, instead of enlarged area-consuming scannable flipflops. Additionally, the test application time can be distinctly reduced since only one test pattern of each test pair has to be loaded into the scan register. Experimental results of the ISCAS-89 benchmark circuits illustrate the efficiency of this new approach
Keywords :
automatic testing; boundary scan testing; flip-flops; integrated circuit testing; logic testing; ISCAS-89 benchmark circuits; automatic test pattern generation; boundary scan cells; conventional scan flipflops; gate-delay faults; logic function; scan register; test application time; Automatic test pattern generation; Circuit faults; Circuit testing; Clocks; Delay; Fault detection; Logic testing; Registers; Sequential analysis; Sequential circuits;
Conference_Titel :
European Design and Test Conference, 1994. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design, Proceedings.
Conference_Location :
Paris
Print_ISBN :
0-8186-5410-4
DOI :
10.1109/EDTC.1994.326825
